MTS Silicon Design Engineer

 

• The Person:

  A candidate who is seeking challenging projects in low power design using the latest modern semiconductor technologies, who is eager to learn and is a good team player

  Key Responsibilities:

• Logic RTL design for custom mixed-signal circuits in advanced CMOS technologies.
• Design logic blocks in Verilog for optimal performance/area/power.
• Closely work with Physical Design teams and IP and SoC level to optimize implementation, enable SoC integration, close timing, and solve any issues that arise through the design cycle.
• Create individually or in collaboration with other team members design reviews, technical reports, and other documentation required for meeting the design quality and for the tapeout signoff.
• Working with design leads to understand features to be implemented and verified.
• Initial verification and debugging test failures.
• Design documentation and verification plan creation.
• Specifying coverage points, reviewing functional and code coverage results and assisting to increase coverage.
• Provide support in simulation, emulation, and silicon environments.

• Preferred Experience:

• Must have experience in RTL level ASIC design, including use of a source control system and RTL linting tools, as well as be able to debug RTL code using simulation tools.
• Must be expert in Verilog and proficient in System Verilog, VerilogA, C/C++, Perl, TCL, Unix shell scripting, and working in Linux and Windows environments.
• VCS/Verdi experience is a plus..
• Must be able to understand, create and debug STA constraints.
• Strong understanding of synthesis, P&R and clock domain crossing design methodologies.
• Experience with clock generators such as PLL and FLL.
• Strong analytical thinking and problem solving skills, excellent attention to detail, and good coding skills and style required.
• Understanding of basic analog blocks (Linear and Switching voltage regulators, DAC, ADC, comparators, oscillators, high speed circuits), as well as analog/mixed signal design concepts and CMOS processes are a plus.
• Familiarity with Cadence's custom IC design environment and spice electrical simulators is a plus.
• Strong communication skills, teamwork experience and a quick learner in a fast-moving environment.